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Abstract
Program slicing is a software analysis technique and generates System Dependence Graphs (SDGs)
by which dependences among program statements can be identiﬁed. In this paper, we propose a new
hardware-software co-design methodology based on the static and partially dynamic dependence
analysis with SDG. We start with any combinations of C, C++, and SpecC descriptions so that
ﬂexible functional speciﬁcations of the HW/SW systems can be made. First of all, the input
descriptions are analyzed and veriﬁed with the SDG generated from the input descriptions. Actual
analyses and veriﬁcations are based on static ones but partially with dynamic ones as well, and
fairly large descriptions can be processed. After these analyses, we divide the system into hardware
and software parts by optimizing the design descriptions and introducing parallelism if necessary.
In this HW/SW partitioning, SDG generated from C / C++ / SpecC design descriptions is fully
utilized to extract / convert / pack the HW parts from the entire descriptions. This ﬂexibility of
HW/SW partitioning is one of the main diﬀerences from previous HW/SW partitioning methods.
The extracted HW parts are further optimized and then converted into RTL descriptions by existing
behavioral synthesis tools. As the last step, the generated RTL descriptions together with SW parts
are compared to the original descriptions in order to make sure that they are logically equivalent.
Also, designer-speciﬁed properties may be model checked with these ﬁnal design descriptions. These
equivalence checking and model checking can be realized by ﬁrst translating the HW/SW design
descriptions into FSM type representations. The translated FSM type representations are further
processed by existing formal veriﬁers. We present the proposed HW/SW co-design methodology
with an illustrating example as well as actual application to real designs and demonstrate the
usefulness of our approach.
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1 Introduction
Due to the advances in VLSI and System-on-a-Chip (SoC) technology, the
complexity of the chip fabrication is growing rapidly. The design and veri-
ﬁcation of SoC designs, however, do not catch up with such quick growth.
This makes the eﬃciency gap between production and design/veriﬁcation be-
come much wider, which is a key problem in today’s SoC designs. New design
methodologies that make the design and veriﬁcation processes much more pro-
ductive are highly required. One of the most eﬀective ways to improve design
productivity is to support from higher level design abstractions. Recently,
several system-level design (Hardware / Software co-design) languages that
support IP reuse, such as SpecC [3] or SystemC [4] have been proposed. In
system-level design, not only hardware development but also software devel-
opment must be taken care of.
In the software development ﬁeld, Program Slicing technique which is
a technique to extract dependences of the target variables or statements
through-out the entire program codes [11] has been proposed. Slicing tech-
nique is shown to be very useful in several ways for software development, e.g.
program analysis, maintenance, debugging, test, and reuse.
In the hardware and system level design ﬁeld, program slicing tool for
SpecC has been proposed by Tanabe [6]. This tool uses a commercial ANSI-C
/ C++ based program slicing tool, and it can process any combinations of
ANSI-C, C++, and SpecC codes.
In this paper, we propose a methodology based on the C / C++ / SpecC
program slicing tool. In each step of design process, we use System Dependence
Graphs (SDGs) constructed by the slicing tool to analyze dependences among
statements. SDGs are also used to introduce parallelism, since the extended
slicing tool [6] can represent all dependencies among variables in concurrent
processes as well. So not only design analysis but also design optimization are
realized with SDGs.
The remainder of this paper is organized as follows. Section 2 introduces
background knowledge on program slicing, equivalence checking and model
checking. In section 3 , we give the proposed co-design method which uses
SDG. In section 4, we show how to apply this methodology to HW/SW co-
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design of MPEG2 encoder and JPEG2000 encoder and demonstrate the use-
fulness of our approach.
2 Background
2.1 Program Slicing
Program slicing is a technique to extract portions of the original programs
which are relevant to the variables at some statements speciﬁed by users.
Originally, program slicing was proposed by Weiser in [11]. In [11], slicing is
computed with given two parameters, program point p and the set of variables
v which appear in p. He developed a program slicing method for procedures
and procedure callings by using Control Flow Graphs (CFGs). Later, Otten-
stein and Ottenstein [8] proposed a new method based on dependence graphs.
They constructed a dependence graph from a given program and identiﬁed the
sliced codes from the variable v which is given from users, by tracing data and
control dependence edges in the graph. In this algorithm, the computation
time of slicing increases linearly with the number of nodes in the dependence
graph. In addition, Horwitz [5] et al deﬁned System Dependence Graphs
(SDGs), which contains multiple Procedure Dependence Graphs (PDGs) and
expresses dependences between procedures. In order to obtain more precise
slicing result, they developed a new traversing method which contains two
phase traversing on a SDG. Based on the work that uses SDGs, several pro-
gram slicing methods are proposed including slicing for object oriented pro-
grams [7] and programs in JAVA with multiple threads.
Basically, program slicing is classiﬁed into two types: backward slicing
and forward slicing. Given a program point p and a set of variables v which
appear in p, backward slicing extracts all portions of a program which aﬀect
v. On the other hand, forward slicing extracts all portions of a program which
are aﬀected by v. Based on these basic slicing operations, useful methods
for debugging and analyzing programs have been proposed. For example,
chopping is a slicing operation which computes a product of forward slicing
and backward slicing. When a set of variables v in a program point p as a start
point and another set v′ in p′ as an end point are given, chopping extracts all
portions which aﬀect v and are aﬀected by v′. As an example, for ANSI-C and
C++ language, a commercial tool CodeSurfer [1] is provided by GrammaTech
Inc.
As for slicing of system level description language, Tanabe et al devel-
oped a slicing tool for SpecC language [6]. They proposed how to represent
SpecC descriptions including hierarchical structures such as behavior, channel
and interface, concurrent parallel execution syntax as par and synchronization
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syntax as wait and notify , as their SDG and constructed SDGs from original
SpecC descriptions by converting them to C++ descriptions using Codesurfer
to construct SDGs. In our method, we use this tool to analyze combinations
of C / C++ / SpecC descriptions.
2.2 Formal Veriﬁcation
Formal veriﬁcation is the act of proving or disproving the correctness of a
system with respect to a certain formal speciﬁcation or property, using for-
mal methods which are mathematically based techniques. Formal veriﬁca-
tion techniques can be classiﬁed into model checking (property checking) and
equivalence checking.
Model checking is a method to algorithmically verify the model, often
derived from a hardware or software design formally. This is achieved by
checking if the model satisﬁes a logical speciﬁcation (property). The property
is often written as temporal logic formulas. Equivalence Checking veriﬁes
the functional equivalence of two designs that are at the same or diﬀerent
abstraction levels.
Formal veriﬁcation methods for high-level HW description or system level
description are now in study phase. [10] is a model checking method that
veriﬁes concurrent SpecC descriptions including synchronization. The target
property is synchronization properties like deadlock. [9] shows an equivalence
checking method based on symbolic simulation. Symbolic simulation is one of
the most common techniques in hardware veriﬁcation and treats variables in
the descriptions as symbols rather than bit vectors.
Formal veriﬁcation methods for RTL descriptions are matured technologies
so that there are a number of commercial software.
3 Our Method
Figure 1 shows an overview of our method.
The inputs of this method are any combinations of C, C++, and SpecC
descriptions so designers can make functional speciﬁcations of the HW/SW
systems in more ﬂexible ways.
As the ﬁrst step, the input descriptions can be analyzed and veriﬁed with
the SDG generated from the input descriptions. We give the details about
this step in the subsection 3.1.
If the design passes the ﬁrst step, we divide the system into hardware and
software parts by optimizing the design descriptions and introducing paral-
lelism if necessary. The detail is given in subsection 3.2.
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Fig. 1. Overview of Our Method.
As the last step, divided and synthesized HW parts with the SW parts
are compared to the original descriptions to check logical equivalence. Also,
designer-speciﬁed properties may be checked by model checkers with these
ﬁnal descriptions. The detail is given in subsection 3.3.
3.1 Static Program Checking
First of all, we generate an SDG from input design descriptions to analyze
and verify them. In this subsection, we will show two static program checking
methods. Of course, other model checking tools or other various checking
algorithms can be used as well.
Detection of Unused variables / Unused statements
Usually, each statement in design descriptions should have an inﬂuence on
S. Sasaki et al. / Electronic Notes in Theoretical Computer Science 159 (2006) 265–280 269
1 behavior Main(
2 in int x0, in int x1, in int y0, in int y1,
3 out int z ){
4
5 void main(void){
6 int a0=2,a1=4;
7 int sx,sy;
8 int sx0,sx1,sy0,sy1;
9 int sz0,sz1; /* Unused */
10 sx0=a0*x0;
11 sx1=a1*x1;
12 sz0=a1*x0; /* Unused */
13 sx =sx0+sx1
14 sy0=a0*y0;
15 sy1=a1*y1;
16 sz1=a0*y1; /* Unused */
17 sy =sy0+sy1;
18 z =sx+sy;
19 }
20 }
Fig. 2. An example source code : Detecting unused variables.
Fig. 3. SDG of example source code : Detecting unused variables (1).
some outputs. If there are some statements that have no eﬀects on outputs,
the design descriptions may have some bugs with high probability. In order
to detect such statements, backward slicing can be used.
The algorithm is as follows. Compute sum of backward slices from each
output statements, and all nodes NOT selected by this step have no eﬀects
on outputs, hence these nodes indicates unused statements.
Figure 2 shows an example source code with unused variable “sz0” and
“sz1”, and ﬁgure 3 shows an SDG generated from it. Control dependence
edges , declaration nodes, and declaration edges are abbreviated for simplicity.
This example design has an output port “z”. In SpecC language, inputs
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Fig. 4. SDG of example source code : Detecting unused variables (2).
and outputs are clearly indicated in the arguments of behaviors and easy
to specify them. Figure 4 shows the result of backward slicing from “out
int z” in line 4 of original source code. The nodes which were not selected
with backward slicing indicate unused statements. (In ﬁgure 4, declaration
nodes “int sz0” and “int sz1” are omitted for simpliﬁcation, but they are also
detected.)
Detection of use of uninitialized variables
When multiple threads run in parallel, there are many orders of execution.
If a variable is initialized at a thread and the variable is used at another thread
running in parallel, that variable may be used before initialization in some
execution orders. This is a typical bug when multiple threads are running in
parallel.
Figure 5 shows an algorithm to detect such variables with SDG.
Figure 6 and ﬁgure 7 show an example of this algorithm.
For example, we show how to check the node “sx = sx0 + sx1”.
(i) This node uses variable “sx0” and “sx1”
(ii) Check if “sx0” is initialized
(a) Traverse backwards with data dependence edges from “sx = sx0+sx1”
and ﬁnd “sx0 = a0*x0” which seems to initialize variable “sx0”
(b) check if “sx0 = a0*x0” always executes before “sx = sx0+sx1”
Traverse backwards with control dependence edges from “sx0 = a0
* x0” and “sx = sx0 + sx1” to ﬁnd common nodes
Two “par” nodes are found, but they are not proper.
Entry node “main()” is found.
“sx = sx0 + sx1” is reachable from “main()” with control deendence
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N1, N2, N : nodes in SDG
V : a variable in SDG
foreach N1 in assignment nodes {
foreach V in variables used in N1 {
foreach N2 in assignment nodes such that (
(N2 is reachable from N1 only with
data dependence edge)
and
(V is initialized at N2) ){
if exist N such that (
(N is not ‘‘par’’ nor ‘‘if’’)
and
(N1 is reachable from N only with
control dependence edge)
and
(N2 is reachable from N only with
control dependence edge
without passing control node) ){
// variable V at N1 is initialised at N2
next V
}
}
display warning message
}
}
Fig. 5. Pseudocode of uninitialized variable checking algorithm.
1 behavior Main(
2 in int x0, in int x1,in int y0, in int y1,
3 out int z ){
4
5 void main(void){
6 int a0=2,a1=4;
7 int sx,sy;
8 int sx0,sx1,sy0,sy1;
9 par{
10 par{
11 sx0=a0*x0;
12 sx1=a1*x1;
13 sx =sx0+sx1
14 }
15 par{
16 sy0=a0*y0;
17 sy1=a1*y1;
18 sy =sy0+sy1;
19 }
20 }
21 z =sx+sy;
22 }
23 }
Fig. 6. An example source code : Use of uninitialized variables.
edges
“sx0 = a0 * x0” is NOT reachable from “main()” without passing
“par” control nodes.
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Fig. 7. SDG of example source code : Use of uninitialized variables.
So, there’s no guarantee that “sx0 = a0 * x0” executes before “sx
= sx0 + sx1”
(c) “sx0” is found not to be guaranteed to be initialized.
(iii) One of the variables is found not to guaranteed to be initialized, so the
other variables are not needed to be checked.
In this subsection, we have shown two static checking algorithms. Other
model checking algorithms or equivalence checking algorithms can also be
used.
3.2 HW/SW Partitioning and Optimization
After static checking of input description, HW/SW partitioning with extrac-
tion of parallelism is done. Parallelism is extracted with SDG. A node and
another node can be executed in parallel when each node has no dependence
on the other.
For example, in the SDG of ﬁgure 3, four statements “sx0 = a0 * x0”,
“sx1 = a1 * x1”, “sy0 = a0 * y0” and “sy1 = a1 * y1” may be executed in
parallel, and two statements “sx = sx0 + sx1” and “sy = sy0 + sy1” may
also be executed in parallel. (Unused statements detected in subsection 3.1
are omitted.)
After this, HW/SW partitioning is done on the ground of the extracted
parallelism. If two statements which can be executed in parallel are wanted
to be executed in parallel, one of them is assigned to SW and the other may
be assigned to HW or both can be assigned to HW. Figure 8 is an example of
partitioning, and ﬁgure 9 is HW/SW partitioned description based on original
description and ﬁgure 8.
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Fig. 8. SDG of example source code : HW/SW partitioning.
This hardware description may be optimized more, and will be converted
into RTL description by existing behavioral synthesis tools.
3.3 Formal Checking with FSM
After HW behavioral synthesis, it must be checked that the process has exactly
been done, in other words, we must make sure that the original descriptions
and the descriptions after HW synthesis are logically equivalent. Also, designer
may want to statically verify these ﬁnal design descriptions. We therefore
propose methods for equivalence checking with the original design descriptions
and the ﬁnal descriptions, and model check with the ﬁnal ones.
The ﬁnal ones are diﬀerent from the original in two points. HW parts
and SW parts in the ﬁnal ones are described in diﬀerent level (like behav-
ioral level and RTL), and they communicate through Memory-mapped I/O or
by Interrupt-driven I/O. We resolve these problems by converting HW/SW
description into communication abstracted FSMs.
There are two reasons to translate them into FSMs. Firstly, model check-
ing with FSMs are matured techniques, and there are many stable model
checkers for FSMs. Secondly, HW descriptions are normally written in RTL
which is same level as FSM. By identifying registers with state variables, RTL
descriptions can be easily translated into FSM. Here we restrict the veriﬁca-
tion target to designs whose HW parts and SW parts communicate through
Memory-mapped I/O. Interfaces generated by our methods have correspond-
ing variables in HW parts and SW parts. In Memory-mapped I/O, HW
registers are assigned to particular addresses in SW address space, and the
correspondence between HW registers and SW addresses are already known.
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1 behavior Main(
2 in int x0, in int x1,in int y0, in int y1,
3 out int z ){
4
5 int a0=2,a1=4;
6 int sx;
7 bool hw_start,hw_end;
8
9 Main_SW sw(a0,a1,x0,x1,y0,y1,z, sx,hw_start,hw_end);
10 Main_HW hw(a0,x0,a1,x1,sx,hw_start,hw_end);
11
12 void main(void){
13 par{
14 sw.main();
15 hw.main();
16 }
17 }
18 };
19 behavior Main_HW(
20 in int a0,in int x0,in int a1,in int x1,
21 out int sx,in bool hw_start,out bool hw_end){
22
23 void main(void){
24 int sx0,sx1;
25 while(!start);
26 par{
27 sx0=a0*x0;
28 sx1=a1*x1;
29 }
30 sx=sx0+sx1;
31 end=1;
32 }
33 };
34 behavior Main_SW(
35 in int a0,in int a1,in int x0,in int x1,in int y0,in int y1,
36 in int sx,out bool hw_start,in bool hw_end){
37
38 void main(void){
39 hw_start=1;
40 sy0=a0*y0;
41 sy1=a1*y1;
42 sy =sy0+sy2;
43 while(!hw_end);
44 z =sx+sy;
45 }
46 };
Fig. 9. An example source code : After HW/SW partitioning.
Accesses to the addresses in the SW are done by pointers.
Figure.10 shows the ﬂow of our formal veriﬁcation.
First, SW descriptions in the ﬁnal designs are translated into FSMs as
shown in left side in Figure.11. This example is the SW part of Figure.9. The
SW descriptions are converted into descriptions only composed of assignments,
”if”, and ”while” statements. Namely, replacement of local pointers with vari-
ables, replacement of ”for” statements with ”while” statements, replacement
of ”case” statements with ”if” statements, decomposition of structures, and so
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Fig. 10. Formal Checking with FSM
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Fig. 11. Translation from C to FSM
on, have been done. After that, the descriptions are translated into FSMs as
one assignment to one state. Conditional expressions in ”if” and ”while” state-
ments become conditions of state transition branches. Additionally, pointers
to addresses where HW registers are assigned are replaced with corresponding
separately HW registers.
Next, HW descriptions in the ﬁnal designs are translated into FSMs. As
previously mentioned, RTL description can be easily translated into FSM by
identifying registers with state variables. At this time, a part of HW, which
assign data from the bus to registers corresponding to the SW addresses,
are separated from the entire HW. The separated part can be independently
veriﬁed because it isn’t directly associated with the original design. It is
usually small and easily veriﬁed. If it has been veriﬁed in advance, then the
communications through Memory-mapped I/O are guaranteed. An example
of HW FSMs is shown at right side in Figure.11. This example is the HW
part of Figure.9.
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Fig. 12. FSMs at the ﬁnal step
As a result, the HW/SW descriptions are translated into concurrent FSMs
communicated through HW registers as shared variables. In addition, we sort
out executable orders of concurrent FSMs. We do not have to consider all
orders during period where has no translations, and so we can convert con-
current FSMs to a practical number of sequential FSMs. Besides, we can
merge assignment statements among which there are no dependencies. The
generated FSMs are not so complicated because these are essentially sequen-
tial. Also, the numbers of states in them are not so big after merging states.
These can formally be veriﬁed with existing model checkers after describing it
in the model checkers’ input language such as Verilog. An example is shown
in Figure.12. The right four FSMs are from Figure.11. All of them should be
model checked. Only if all of them passed the checks, the correctness of the
design is guaranteed.
Additional translations are needed to equivalence check with the original
design descriptions and the ﬁnal descriptions. The original descriptions are
translated into FSMs in the same way as previously mentioned C-to-FSM
translation methods. The leftmost FSM in Figure.12 is the example from
Figure.6. Now, the problems have been reduced to equivalence checking of two
diﬀerent designs described in the same representation. Equivalence checking
must be done with all pairs of two designs’ FSM. In the example of Figure.12,
four equivalence checking must be made.
If each checking is made one by one, it may not be so eﬃcient and can be
very time consuming. There it is better for them to be symbolically simulated
with a technique shown for example, in [9]. Although this method is for C
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language, similar tools can be developed and used for FSM.
4 Case Study
In this section, we show how to apply this methodology to HW/SW co-design
of MPEG2 encoder and JPEG2000 encoder to demonstrate the usefulness of
our approach.
4.1 MPEG2
We use source code of MPEG2 encoder as original input description. It is
written in C language and it has 7600 lines.
First of all, we separate IDCT function from original source. This can be
done using chopping ( backward slicing from output of function Fast IDCT()
and forward slicing from input of function Fast IDCT() ). The result code has
200 lines.
After separating the IDCT function from other parts, we applied static
check onto the source codes. It took 0.4 seconds to generate SDG, 0.7 seconds
to detect use of uninitialized variables, and 0.06 seconds to detect unused
variables. Since this code has no unused variables, the result of this unused
variable check contains no statements.
Then, the system is partitioned into HW parts and SW part considering
parallelism. In this design, there are two for-loops and we need to unroll it to
check dependences between loop iterations. Each loop has 8 iterations. Using
the method proposed in section 3.2, it’s easy to determine that each iteration
of the loops has no dependences with each other and they can execute in
parallel.
After partitioning, the HW part is compiled into RTL verilog descriptions.
Though this can be done with existing behavioral synthesis tools, we have
done it by hand.
As the last step, the RTL description of HW and C description of software
part is translated into FSM type representations and veriﬁed with existing
tools. We veriﬁed this design using a model checker (Solidify [2]) with a
property “the computation ﬁnishes successfully” . It took 715 seconds and
the design was proved to be correct.
4.2 JPEG2000
We use source code of libj2k as original input description. It is written in C
language and it has 4300 lines.
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1 if(){
2 a=0;
3 }else{
4 a=1;
5 }
6 b=a;
Fig. 13. Example of false-warning.
First of all, the original source includes both decoder and encoder, so we
separate encoder code from other portions. This can be done using chopping
( backward slicing from output of function j2k encoder() and forward slicing
from input of function j2k encoder() ). The result code has 2500 lines.
After separating the encoder from other parts, we applied static check onto
the source codes. It took 0.6 seconds to generate SDG, 0.5 seconds to detect
use of uninitialized variables, and 0.5 seconds to detect unused statements.
When detecting use of uninitialized variables, many statements, which
seems to be initialized, are reported. We are working on these false-warning
problems. One reason of this problem is that the slicing tool does not interpret
conditions of control node such as “if()”, “switch()”, etc. Fig. 13 showes an
example. Variable “a” is initialized in if-else statements and it causes the
false-warning problem.
Then, the system is partitioned into HW part and SW part considering
parallelism. In this design, we have decided to process Discrete Wavelet Trans-
form (DWT) with hardware and the rest with software. DWT contains triple-
folded loop and this can be parallelized with existing methods. We can use
SDGs to determine which statements are transposable, and it can be pre-
processing of existing parallelization methods.
After partitioning, the hardware part, which processes DWT, is compiled
with existing behavioral synthesis tool which generates RTL descriptions.
5 Conclusion
In this paper, we proposed a hardware/software co-design methodology based
on program slicing technique. We have shown the ﬂow of this methodol-
ogy with a small example code and case studies of a MPEG2 encoder and a
JPEG2000 encoder. The proposed method has advantages in that it can pro-
cess large design, it can extract parallelism with high ﬂexibility, and various
types of veriﬁcation methods can be used to verify the design.
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